Suitable for use in a one- or two-semester course for computer and electrical engineering majors. 'VHDL for Engineers' teaches readers how to design and simulate digital systems using the hardware description language VHDL. These systems are designed for implementation using programmable logic devices.